07/01/05 FRI 16:11 FAX

RECEIVED **CENTRAL FAX CENTER**

IUL 0 1 2005

F&R

Attorney's Docket No.: 10559-567001/P12729

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant : Juan G. Revilla, et al. Art Unit: 2112

Examiner: Tim T. Vo Serial No.: 10/040,904

: December 28, 2001 Intel Corporation Filed Assignee: : METHOD AND APPARATUS FOR CONVERTING AN EXTERNAL MEMORY Title

ACCESS INTO A LOCAL MEMORY ACCESS IN A PROCESSOR CORE

Mail Stop AF Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

RESPONSE TO OFFICE ACTION

The following is provided in response to the Office action mailed May 4, 2005.

Reconsideration and allowance of the above-referenced application are respectfully requested.

Allowance of claims 8, 10-14, 22, 24-29, and 33-34 and allowability of claims 2-3 and 16-17 are respectfully noted.

Claims 1, 4-7, 15, 18-21, and 30-32 stand rejected under 35 USC §102. These rejections are respectfully traversed.

Claim 1 recites routing a memory access from a processor core back into the processor core through a bus interface coupled to the processor core without traversing memory external to the processor core. Claims 15 and 30 recite similar limitations.

The Office Action contends that Palanca discloses the features of claim 1 by having a processor core 208 dispatching

CERTIFICATE OF TRANSMISSION BY FACBIMILE

I hereby certify that this correspondence is being transmitted by facsimile to the Patent and Office on the date indicated below.

Date 6

Signatur

Certificate

PAGE 3/5 * RCVD AT 7/1/2005 7:10:42 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/3 * DNIS:8729306 * CSID: * DURATION (mm-ss):01-52

@003